A parallel dual-scanline algorithm for partitioning parameterized 45-degree polygons

Author:

Chang Yao-Lin1,Tseng I-Lun1

Affiliation:

1. Yuan Ze University, Taiwan

Abstract

In order to use rectangular corner stitching data structures in storing parameterized orthogonal layouts, parameterized polygons in the layouts must be partitioned into rectangles. Likewise, in order to use trapezoidal corner stitching data structures in storing parameterized 45-degree layouts, parameterized polygons in the layouts have to be partitioned into trapezoids. In this article, a parallel polygon partitioning algorithm is proposed; the algorithm is capable of partitioning parameterized orthogonal polygons into parameterized rectangles as well as partitioning parameterized 45-degree polygons into parameterized trapezoids. Additionally, the algorithm can be used to partition fixed-coordinate polygons. By adopting the dual-scanline technique, which involves using two scanlines to concurrently sweep an input polygon, the parallel partitioning algorithm can process vertices and edges of the input polygon efficiently. The parallel polygon partitioning algorithm has been implemented in C++ with the use of OpenMP. Compared with a sequential partitioning program which uses a single scanline, our parallel partitioning program can achieve 20% to 30% speedup while partitioning large parameterized polygons or partitioning parameterized polygons with complex constraints.

Funder

National Science Council Taiwan

Publisher

Association for Computing Machinery (ACM)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications

Reference33 articles.

1. Arai K. and Kikuchi H. 2005. Basic cell of gate array semiconductor device gate array semiconductor device and layout method for gate array semiconductor device. United States Patent No. US 6842886 B2. Arai K. and Kikuchi H. 2005. Basic cell of gate array semiconductor device gate array semiconductor device and layout method for gate array semiconductor device. United States Patent No. US 6842886 B2.

2. Baker R. J. 2010. CMOS Circuit Design Layout and Simulation Wiley-IEEE Press. Baker R. J. 2010. CMOS Circuit Design Layout and Simulation Wiley-IEEE Press.

3. Flip-Chip-Assembled Air-Suspended Inductors

4. Algorithms for Reporting and Counting Geometric Intersections

Cited by 2 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Area Decomposition Algorithm for Large Region Maritime Search;IEEE Access;2020

2. Range pattern matching with layer operations and continuous refinements;Design-Process-Technology Co-optimization for Manufacturability XII;2018-03-20

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3