Affiliation:
1. Yuan Ze University, Taiwan
Abstract
In order to use rectangular corner stitching data structures in storing parameterized orthogonal layouts, parameterized polygons in the layouts must be partitioned into rectangles. Likewise, in order to use trapezoidal corner stitching data structures in storing parameterized 45-degree layouts, parameterized polygons in the layouts have to be partitioned into trapezoids. In this article, a parallel polygon partitioning algorithm is proposed; the algorithm is capable of partitioning parameterized orthogonal polygons into parameterized rectangles as well as partitioning parameterized 45-degree polygons into parameterized trapezoids. Additionally, the algorithm can be used to partition fixed-coordinate polygons. By adopting the dual-scanline technique, which involves using two scanlines to concurrently sweep an input polygon, the parallel partitioning algorithm can process vertices and edges of the input polygon efficiently. The parallel polygon partitioning algorithm has been implemented in C++ with the use of OpenMP. Compared with a sequential partitioning program which uses a single scanline, our parallel partitioning program can achieve 20% to 30% speedup while partitioning large parameterized polygons or partitioning parameterized polygons with complex constraints.
Funder
National Science Council Taiwan
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications
Reference33 articles.
1. Arai K. and Kikuchi H. 2005. Basic cell of gate array semiconductor device gate array semiconductor device and layout method for gate array semiconductor device. United States Patent No. US 6842886 B2. Arai K. and Kikuchi H. 2005. Basic cell of gate array semiconductor device gate array semiconductor device and layout method for gate array semiconductor device. United States Patent No. US 6842886 B2.
2. Baker R. J. 2010. CMOS Circuit Design Layout and Simulation Wiley-IEEE Press. Baker R. J. 2010. CMOS Circuit Design Layout and Simulation Wiley-IEEE Press.
3. Flip-Chip-Assembled Air-Suspended Inductors
4. Algorithms for Reporting and Counting Geometric Intersections
Cited by
2 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献