Extracting data parallelism in non-stencil kernel computing by optimally coloring folded memory conflict graph-Reference-Cited by-同舟云学术

Extracting data parallelism in non-stencil kernel computing by optimally coloring folded memory conflict graph

Published:2018-06-24 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 55th Annual Design Automation Conference
language:
Short-container-title:

Author:

Escobedo Juan¹,Lin Mingjie¹

Affiliation:

1. University of Central Florida

Funder

National Science Foundation

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3195970.3196088

Reference10 articles.

1. Theory and algorithm for generalized memory partitioning in high-level synthesis

2. Improving Multibank Memory Access Parallelism with Lattice-Based Partitioning

3. J. Escobedo and M. Lin "Tessellating memory space for parallel access " in ASP-DAC 2017. J. Escobedo and M. Lin "Tessellating memory space for parallel access " in ASP-DAC 2017.

4. C. Meng S. Yin P. Ouyang L. Liu and S. Wei "Efficient memory partitioning for parallel data access in multidimensional arrays " in 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC) pp. 1--6 June 2015. 10.1145/2744769.2744831 C. Meng S. Yin P. Ouyang L. Liu and S. Wei "Efficient memory partitioning for parallel data access in multidimensional arrays " in 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC) pp. 1--6 June 2015. 10.1145/2744769.2744831

5. A New Approach to Automatic Memory Banking using Trace-Based Address Mining

Cited by 3 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Conflict-Free Parallel Data Access Technology for Matrix Calculation in Memory System of ASIP of 5G/6G Macro Base Stations;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2024-01

2. B5G/6G URLLC Latency Reduction Method for Multi-Sensor Industrial Internet of Things;IEEE Internet of Things Journal;2023

3. Graph-Morphing;Proceedings of the 56th Annual Design Automation Conference 2019;2019-06-02