Reducing time and effort in IC implementation: a roadmap of challenges and solutions-Reference-Cited by-同舟云学术

Reducing time and effort in IC implementation: a roadmap of challenges and solutions

Published:2018-06-24 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 55th Annual Design Automation Conference
language:
Short-container-title:

Author:

Kahng Andrew B.¹

Affiliation:

1. UC San Diego

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3195970.3199854

Reference49 articles.

1. Optimal Scheduling and Allocation for IC Design Management and Cost Reduction

2. "Go with the winners" algorithms

3. S. Bansal and R. Goering "Making 20nm Design Challenges Manageable" http://chipdesignmag.com/display.php?articleId=5144 S. Bansal and R. Goering "Making 20nm Design Challenges Manageable" http://chipdesignmag.com/display.php?articleId=5144

4. D. Bertsekas Dynamic Programming and Optimal Control Athena 1995. D. Bertsekas Dynamic Programming and Optimal Control Athena 1995.

5. A new adaptive multi-start technique for combinatorial global optimizations

Cited by 13 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Solvers, Engines, Tools and Flows: The Next Wave for AI/ML in Physical Design;Proceedings of the 2024 International Symposium on Physical Design;2024-03-12

2. An Efficient Task-Parallel Pipeline Programming Framework;Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region;2024-01-18

3. Optimization of Area and Wirelength Using Hybrid BPSO Algorithm in VLSI Floorplan and Placement for IC Design;Studies in Computational Intelligence;2024

4. Micro/Nano Circuits and Systems Design and Design Automation: Challenges and Opportunities;Proceedings of the IEEE;2023-06

5. Progress of Placement Optimization for Accelerating VLSI Physical Design;Electronics;2023-01-09