Going the distance for TLB prefetching

Author:

Kandiraju Gokul B.1,Sivasubramaniam Anand1

Affiliation:

1. The Pennsylvania State University, University Park, PA

Abstract

The importance of the Translation Lookaside Buffer (TLB) on system performance is well known. There have been numerous prior efforts addressing TLB design issues for cutting down access times and lowering miss rates. However, it was only recently that the first exploration [26] on prefetching TLB entries ahead of their need was undertaken and a mechanism called Recency Prefetching was proposed. There is a large body of literature on prefetching for caches, and it is not clear how they can be adapted (or if the issues are different) for TLBs, how well suited they are for TLB prefetching, and how they compare with the recency prefetching mechanism.This paper presents the first detailed comparison of different prefetching mechanisms (previously proposed for caches) - arbitrary stride prefetching, and markov prefetching - for TLB entries, and evaluates their pros and cons. In addition, this paper proposes a novel prefetching mechanism, called Distance Prefetching, that attempts to capture patterns in the reference behavior in a smaller space than earlier proposals. Using detailed simulations of a wide variety of applications (56 in all) from different benchmark suites and all the SPEC CPU2000 applications, this paper demonstrates the benefits of distance prefetching.

Publisher

Association for Computing Machinery (ACM)

Reference28 articles.

1. Etch traces. http://memsys.cs.washington.edu/memsys/html/traces.html.]] Etch traces. http://memsys.cs.washington.edu/memsys/html/traces.html.]]

2. Pointer-intensive benchmark suite. http://www.cs.wisc.edu/austin/ptr-dist.html.]] Pointer-intensive benchmark suite. http://www.cs.wisc.edu/austin/ptr-dist.html.]]

3. The interaction of architecture and operating system design

4. D. Burger and T. Austin. The SimpleScalar Toolset Version 3.0. http://www.simplescalar.org.]] D. Burger and T. Austin. The SimpleScalar Toolset Version 3.0. http://www.simplescalar.org.]]

Cited by 27 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Enhancing Microarchitecture Performance through Synergistic Dynamic Branch Prediction and Cache Prefetching;2023 International Conference on Modeling, Simulation & Intelligent Computing (MoSICom);2023-12-07

2. vPIM: Efficient Virtual Address Translation for Scalable Processing-in-Memory Architectures;2023 60th ACM/IEEE Design Automation Conference (DAC);2023-07-09

3. Memory-Efficient Hashed Page Tables;2023 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2023-02

4. History table-based linear analysis method for DRAM-PCM hybrid memory system;The Journal of Supercomputing;2021-04-15

5. NeuMMU;Proceedings of the Twenty-Fifth International Conference on Architectural Support for Programming Languages and Operating Systems;2020-03-09

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3