Code generation for fixed-point DSPs-Reference-Cited by-同舟云学术

Code generation for fixed-point DSPs

Published:1998-04 Issue:2 Volume:3 Page:136-161
ISSN:1084-4309
Container-title:ACM Transactions on Design Automation of Electronic Systems
language:en
Short-container-title:ACM Trans. Des. Autom. Electron. Syst.

Author:

Araujo Guido¹,Malik Sharad²

Affiliation:

1. IC-UNICAMP, Campinas, Brazil

2. Princeton Univ., Princeton, NJ

Abstract

This paper examines the problem of code-generation for Digital Signal Processors (DSPs). We make two major contributions. First, for an important class of DSP architectures, we propose an optimal O(n) algorithm for the tasks of register allocation and instruction scheduling for expression trees. Optimality is guaranteed by sufficient conditions derived from a structural representation of the processor Instruction Set Architecture (ISA). Second, we develop heuristics for the case when basic blocks are Directed Acyclic Graphs (DAGs).

Publisher

Association for Computing Machinery (ACM)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications

Link

https://dl.acm.org/doi/pdf/10.1145/290833.290837

Reference32 articles.

1. Code generation using tree matching and dynamic programming

2. Optimal Code Generation for Expression Trees

3. Code Generation for Expressions with Common Subexpressions

Cited by 9 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Register coalescing techniques for heterogeneous register architecture with copy sifting;ACM Transactions on Embedded Computing Systems;2009-01

2. Fast Code Generation for Embedded Processors with Aliased Heterogeneous Registers;Transactions on High-Performance Embedded Architectures and Compilers II;2009

3. A Retargetable Very Long Instruction Word Compiler Framework for Digital Signal Processors;The Compiler Design Handbook;2007-12-07

4. Optimistic coalescing for heterogeneous register architectures;ACM SIGPLAN Notices;2007-07-13

5. The CBP Parameter: A Module Characterization Approach for DSP Software Optimization;The Journal of VLSI Signal Processing-Systems for Signal, Image, and Video Technology;2004-09