Code Generation for Expressions with Common Subexpressions-Reference-Cited by-同舟云学术

Code Generation for Expressions with Common Subexpressions

Published:1977-01 Issue:1 Volume:24 Page:146-160
ISSN:0004-5411
Container-title:Journal of the ACM
language:en
Short-container-title:J. ACM

Author:

Aho A. V.¹,Johnson S. C.¹,Ullman J. D.²

Affiliation:

1. Bell Laboratories, Murray Hill, NJ

2. Dept. of EECS, Princeton University, Princeton, NJ

Abstract

This paper shows the problem of generating optimal code for expressions containing common subexpressions is computationally difficult, even for simple expressions and simple machines. Some heuristics for code generation are given and their worst-case behavior is analyzed. For one register machines, an optimal code generation algorithm is given whose time complexity is linear in the size of an expression and exponential only in the amount of sharing.

Publisher

Association for Computing Machinery (ACM)

Subject

Artificial Intelligence,Hardware and Architecture,Information Systems,Control and Systems Engineering,Software

Link

https://dl.acm.org/doi/pdf/10.1145/321992.322001

Reference20 articles.

1. AHO A V HOPCRO~ J E AND ULLMAN J D The Design and Analysts of Computer Algorithms Addison Wesley Reading Mass 1974 AHO A V HOPCRO~ J E AND ULLMAN J D The Design and Analysts of Computer Algorithms Addison Wesley Reading Mass 1974

2. Optimal Code Generation for Expression Trees

3. AHO A V AND ULLMAN J D The Theory of Parsmg Translation and Compthng Vol H: Compthng Prentice-Hall Englewood Chffs N.J 1973 AHO A V AND ULLMAN J D The Theory of Parsmg Translation and Compthng Vol H: Compthng Prentice-Hall Englewood Chffs N.J 1973

Cited by 80 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Accelerating XOR-based erasure coding using program optimization techniques;Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis;2021-11-13

2. On Memory Optimal Code Generation for Exposed Datapath Architectures with Buffered Processing Units;2018 18th International Conference on Application of Concurrency to System Design (ACSD);2018-06

3. Register optimizations for stencils on GPUs;ACM SIGPLAN Notices;2018-03-23

4. Register optimizations for stencils on GPUs;Proceedings of the 23rd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming;2018-02-10

5. Shift-Add Circuits for Constant Multiplications;Arithmetic Circuits for DSP Applications;2017-09-08