Affiliation:
1. Tohoku University, Sendai, Japan
Abstract
We are designing a custom computing machine for large-scale flui simulation with the building-cube method (BCM). In BCM, parallel computation is performed with cubes, each of which is an orthogonal grid with a f xed resolution of cells. Although BCM is advantageous in balancing loads with cubes, it also has a problem of efficien y and scalability for comptuting with general-purpose supercomputers due to insufficien memory bandwidth and communication overhead of an interconnection network. In this paper, we present a custom computing architecture for FPGA-based scalable BCM computation with a dedicated network, called an accelerator domain network (ADN). We design a cube engine which allows bandwidth-efficien computation of cubes based on streamed stencil computation of the fractional-step method. Through prototype implementation, we evaluate the potential performance of the architecture. For ALTERA Stratix V 28nm FPGA, we estimate that a single FPGA has the peak performance of 107 GFlop/s in a single precision.
Publisher
Association for Computing Machinery (ACM)
Reference17 articles.
1. Large scaled computation of incompressible flows on cartesian mesh using a vector-parallel supercomputer;Takahashi S.;Parallel Computational Fluid Dynamics,2008
2. Landing Gear Aerodynamic Noise Prediction Using Building-Cube Method
3. Floating-point sparse matrix-vector multiply for FPGAs
4. Sparse Matrix-Vector multiplication on FPGAs
Cited by
4 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. HLS Implementation of a Building Cube Stencil Computation Framework for an FPGA Accelerator;2024 IEEE International Conference on Consumer Electronics (ICCE);2024-01-06
2. Hardware Algorithms;Principles and Structures of FPGAs;2018
3. HLS-Based FPGA Acceleration of Building-Cube Stencil Computation;Advances in Intelligent Systems and Computing;2017-07-05
4. FPGA-based Stream Computing for High-Performance N-Body Simulation using Floating-Point DSP Blocks;Proceedings of the 8th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies;2017-06-07