A Mixed Signal Architecture for Convolutional Neural Networks

Author:

Lou Qiuwen1,Pan Chenyun2,McGuinness John1,Horvath Andras3,Naeemi Azad4,Niemier Michael1,Hu X. Sharon1

Affiliation:

1. University of Notre Dame, IN, USA

2. University of Kensas, Kensas, USA

3. Pazmany Peter Catholic University, Budapest, Hungary

4. Georgia Institute of Technology, Georgia, USA

Abstract

Deep neural network (DNN) accelerators with improved energy and delay are desirable for meeting the requirements of hardware targeted for IoT and edge computing systems. Convolutional neural networks (CoNNs) belong to one of the most popular types of DNN architectures. This article presents the design and evaluation of an accelerator for CoNNs. The system-level architecture is based on mixed-signal, cellular neural networks (CeNNs). Specifically, we present (i) the implementation of different layers, including convolution, ReLU, and pooling, in a CoNN using CeNN, (ii) modified CoNN structures with CeNN-friendly layers to reduce computational overheads typically associated with a CoNN, (iii) a mixed-signal CeNN architecture that performs CoNN computations in the analog and mixed signal domain, and (iv) design space exploration that identifies what CeNN-based algorithm and architectural features fare best compared to existing algorithms and architectures when evaluated over common datasets—MNIST and CIFAR-10. Notably, the proposed approach can lead to 8.7× improvements in energy-delay product (EDP) per digit classification for the MNIST dataset at iso-accuracy when compared with the state-of-the-art DNN engine, while our approach could offer 4.3× improvements in EDP when compared to other network implementations for the CIFAR-10 dataset.

Funder

STARnet

SRC-NRI Nanoelectronics Research Initiative

Semiconductor Research Corporation program sponsored by MARCO and DARPA

Semiconductor Research Corporation

National Science Foundation

Nanoelectronics Research Corporation

Center for LowEnergy Systems Technology

Extremely Energy Efficient Collective Electronics

Publisher

Association for Computing Machinery (ACM)

Subject

Electrical and Electronic Engineering,Hardware and Architecture,Software

Reference64 articles.

1. {n.d.}. Official site of the Toshiba SPS 02 Smart Photosensor. Retrieved from http://www.toshiba-teli.co.jp/en/products/industrial/sps/sps.htm. {n.d.}. Official site of the Toshiba SPS 02 Smart Photosensor. Retrieved from http://www.toshiba-teli.co.jp/en/products/industrial/sps/sps.htm.

2. CACTI 7

3. Conv-RAM: An energy-efficient SRAM with embedded convolution computation for low-power CNN-based machine learning applications

Cited by 17 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Analog Convolutional Operator Circuit for Low-Power Mixed-Signal CNN Processing Chip;Sensors;2023-12-04

2. Epigenetic target identification strategy based on multi-feature learning;Journal of Biomolecular Structure and Dynamics;2023-10-12

3. Low-Latency, Energy-Efficient In-DRAM CNN Acceleration with Bit-Parallel Unary Computing;Embedded Machine Learning for Cyber-Physical, IoT, and Edge Computing;2023-10-01

4. A Hybrid Optical-Electrical Analog Deep Learning Accelerator Using Incoherent Optical Signals;ACM Journal on Emerging Technologies in Computing Systems;2023-04-30

5. Energy Efficient Spin-Based Implementation of Neuromorphic Functions in CNNs;IEEE Open Journal of Nanotechnology;2023

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3