Abstract
Specifications containing linear timing constraints, such as found in action diagrams (timing diagrams) defining interface behaviors, are often used in practice. Although efficient
O(n
3
)
shortest path algorithms exist for computing the minimum and maximum time distances between actions, subject to the timing constraints, there is so far no accurate method that can decide (a) whether a specification of this kind is realizable (i.e., can be simulated by a causal system), and (b) given the action diagrams of the interfaces of two or more communicating systems, whether the systems implementing such independent specifications will correctly interoperate (i.e., satisfy the respective protocols and timing assumptions). First we illustrate the weakness of existing action diagram verification techniques:
the causality issue is not addressed, and the proposed methods to answer the compatibility (interoperability) question yield false negative answers in many practical situations. We then define the meaning of causality in an action diagram specification and state a set of sufficient conditions for causality to hold. This development then leads to an exact procedure for the verification of the interface compatibility of communicating action diagrams. the results are illustrated on a practical example.
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications
Reference29 articles.
1. ABADI M. AND LAMPORT L. 1990. Composing specifications. Digital Equipment Corp. Rep. #66 October 10. ABADI M. AND LAMPORT L. 1990. Composing specifications. Digital Equipment Corp. Rep. #66 October 10.
2. A theory of timed automata
3. Model-Checking in Dense Real-Time
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. An evaluation of timed scenario notations;Journal of Systems and Software;2010-02
2. References;System Level Design with .Net Technology;2009-09-28
3. Reasoning about synchronization in GALS systems;Formal Methods in System Design;2006-03
4. Pattern Synthesis from Multiple Scenarios for Parameterized Real-Time UML Models;Scenarios: Models, Transformations and Tools;2005
5. Formal hardware specification languages for protocol compliance verification;ACM Transactions on Design Automation of Electronic Systems;2004-01