Author:
Barroso Luiz André,Dubois Michel
Abstract
Advances in circuit and integration technology are continuously boosting the speed of microprocessors. One of the main challenges presented by such developments is the effective use of powerful microprocessors in shared memory multiprocessor configurations. We believe that the interconnection problem is not solved even for small scale shared memory multiprocessors, since the speed of shared buses is unlikely to keep up with the bandwidth requirements of new microprocessors. In this paper we evaluate the performance of unidirectional slotted ring interconnection for small to medium scale shared memory systems, using a hybrid methodology of analytical models and trace-driven simulations. We evaluate both snooping and directory-based coherence protocols for the ring and compare it to high performance split transaction buses.
Publisher
Association for Computing Machinery (ACM)
Cited by
8 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. Routerless networks-on-chip;Advances in Computers;2022
2. ARENA: Asynchronous Reconfigurable Accelerator Ring to Enable Data-Centric Parallel Computing;IEEE Transactions on Parallel and Distributed Systems;2021-12-01
3. RSMCC: Enabling Ring-based Software Managed Cache-Coherent Embedded SoCs;2020 28th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP);2020-03
4. Comparative modeling and evaluation of CC-NUMA and COMA on hierarchical ring architectures;IEEE Transactions on Parallel and Distributed Systems;1995
5. Queues served by a rotating ring;Communications in Statistics. Stochastic Models;1995-01