Affiliation:
1. Pennsylvania State University, University Park, PA
2. Intel Corp., Hillsboro, OR
Abstract
Much like multi-storey buildings in densely packed metropolises, three-dimensional (3D) chip structures are envisioned as a viable solution to skyrocketing transistor densities and burgeoning die sizes in multi-core architectures. Partitioning a larger die into smaller segments and then stacking them in a 3D fashion can significantly reduce latency and energy consumption. Such benefits emanate from the notion that inter-wafer distances are negligible compared to intra-wafer distances. This attribute substantially reduces global wiring length in 3D chips. The work in this paper integrates the increasingly popular idea of packet-based Networks-on-Chip (NoC) into a 3D setting. While NoCs have been studied extensively in the 2D realm, the microarchitectural ramifications of moving into the third dimension have yet to be fully explored. This paper presents a detailed exploration of inter-strata communication architectures in 3D NoCs. Three design options are investigated; a simple bus-based inter-wafer connection, a hop-by-hop standard 3D design, and a full 3D crossbar implementation. In this context, we propose a novel partially-connected 3D crossbar structure, called the 3D Dimensionally-Decomposed (DimDe) Router, which provides a good tradeoff between circuit complexity and performance benefits. Simulation results using (a) a stand-alone cycle-accurate 3D NoC simulator running synthetic workloads, and (b) a hybrid 3D NoC/cache simulation environment running real commercial and scientific benchmarks, indicate that the proposed DimDe design provides latency and throughput improvements of over 20% on average over the other 3D architectures, while remaining within 5% of the full 3D crossbar performance. Furthermore, based on synthesized hardware implementations in 90 nm technology, the DimDe architecture outperforms all other designs -- including the full 3D crossbar -- by an average of 26% in terms of the Energy-Delay Product (EDP).
Publisher
Association for Computing Machinery (ACM)
Reference44 articles.
1. International Technology Roadmap for Semiconductors (ITRS) 2005 edition http://www.itrs.net/. International Technology Roadmap for Semiconductors (ITRS) 2005 edition http://www.itrs.net/.
2. Arteris http://www.arteris.com/. Arteris http://www.arteris.com/.
3. STMicroelectronics Spidergon http://www.st.com/stonline/. STMicroelectronics Spidergon http://www.st.com/stonline/.
4. 70nm PTM technology model http://www.eas.asu.edu/~ptm/. 70nm PTM technology model http://www.eas.asu.edu/~ptm/.
5. SAP Sales and Distribution Benchmark. http://www.sap.com/solutions/benchmark/index.epx. SAP Sales and Distribution Benchmark. http://www.sap.com/solutions/benchmark/index.epx.
Cited by
98 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献