Affiliation:
1. University of Arizona, Tucson, AZ
Abstract
Accounting for all operating conditions of a system at the design stage is typically infeasible for complex systems. Monitoring and verifying system requirements at runtime enable a system to continuously and introspectively ensure the system is operating correctly in the presence of dynamic execution scenarios. In this article, we present a requirements-driven methodology enabling efficient runtime monitoring of embedded systems. The proposed approach extracts a runtime monitoring graph from system requirements specified using UML sequence diagrams. Non-intrusive, on-chip hardware dynamically monitors the system execution, verifies the execution adheres to the requirements model, and in the event of a failure provides detailed information that can be analyzed to determine the root cause. Using case studies of an autonomous vehicle and pacemaker prototypes, we analyze the relationship between event coverage, detection rate, and hardware requirements
Funder
National Science Foundation
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications
Reference38 articles.
1. Altera Verification Tool. 2006. SignalTap II Embedded Logic Analyzer. Retrieved from http://www.altera.com/products/software/products/quartus2/verification/signaltap2/sig-index.html. Altera Verification Tool. 2006. SignalTap II Embedded Logic Analyzer. Retrieved from http://www.altera.com/products/software/products/quartus2/verification/signaltap2/sig-index.html.
2. Runtime verification for multicore SoC with high-quality trace data
Cited by
10 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献