Kryptonite: Worst-Case Program Interference Estimation on Multi-Core Embedded Systems

Author:

Singh Nikhilesh1ORCID,Renganathan Karthikeyan1ORCID,Rebeiro Chester1ORCID,Jose Jithin2ORCID,Mader Ralph3ORCID

Affiliation:

1. IIT Madras, India

2. Vitesco Technologies, India

3. Vitesco Technologies, Germany

Abstract

Due to the low costs and energy needed, cyber-physical systems are adopting multi-core processors for their embedded computing requirements. In order to guarantee safety when the application has real-time constraints, a critical requirement is to estimate the worst-case interference from other executing programs. However, the complexity of multi-core hardware inhibits precisely determining the Worst-Case Program Interference. Existing solutions are either prone to overestimate the interference or are not scalable to different hardware sizes and designs. In this paper we present  Kryptonite , an automated framework to synthesize Worst-Case Program Interference (WCPI) environments for multi-core systems. Fundamental to  Kryptonite is a set of tiny hardware-specific code gadgets that are crafted to maximize interference locally. The gadgets are arranged using a greedy approach and then molded using a Reinforcement Learning algorithm to create the WCPI environment. We demonstrate  Kryptonite on the automotive grade Infineon AURIX TC399 processor with a wide range of programs that includes a commercial real-time automotive application. We show that, while being easily scalable and tunable,  Kryptonite creates WCPI environments increasing the runtime by up to 58% for benchmark applications and 26% for the automotive application.

Publisher

Association for Computing Machinery (ACM)

Subject

Hardware and Architecture,Software

Reference21 articles.

1. Multi-core devices for safety-critical systems: A survey;Cerrolaza Jon Perez;ACM Comput. Surv.,2020

2. Cédric Courtaud, Julien Sopena, Gilles Muller, and Daniel Gracia Pérez. 2019. Improving prediction accuracy of memory interferences for multicore platforms. In IEEE Real-Time Systems Symposium, RTSS 2019, Hong Kong, SAR, China, December 3-6, 2019. IEEE, 246–259.

3. Assessing the suitability of the NGMP multi-core processor in the space domain

4. Forecast-based interference

5. OASIcs;Gustafsson Jan,2010

Cited by 2 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Inter-Core Communication Performance Evaluation of a Multicore Microcontroller for Edge Computing Applications;2024 6th Global Power, Energy and Communication Conference (GPECOM);2024-06-04

2. An Empirical Study of Performance Interference: Timing Violation Patterns and Impacts;2024 IEEE 30th Real-Time and Embedded Technology and Applications Symposium (RTAS);2024-05-13

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3