Bandwidth Optimization Through On-Chip Memory Restructuring for HLS-Reference-Cited by-同舟云学术

Bandwidth Optimization Through On-Chip Memory Restructuring for HLS

Published:2017-06-18 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 54th Annual Design Automation Conference 2017
language:
Short-container-title:

Author:

Cong Jason¹,Wei Peng¹,Yu Cody Hao¹,Zhou Peipei¹

Affiliation:

1. University of California, Los Angeles

Funder

Intel Corporation

Semiconductor Research Corporation

Defense Advanced Research Projects Agency

National Science Foundation

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3061639.3062208

Reference24 articles.

1. A reconfigurable fabric for accelerating large-scale datacenter services

2. J. Ouyang etal "Sda: Software-defined accelerator for largescale dnn systems " in Hot Chips 2014. J. Ouyang et al. "Sda: Software-defined accelerator for largescale dnn systems " in Hot Chips 2014.

3. "Amazon ec2 f1 instance " 2016. https://aws.amazon.com/ec2/instance-types/f1/. "Amazon ec2 f1 instance " 2016. https://aws.amazon.com/ec2/instance-types/f1/.

4. "Intel to Start Shipping Xeons With FPGAs in Early 2016." http://www.eweek.com/servers/intel-to-start-shipping-xeons-with-fpgas-in-early-2016.html. "Intel to Start Shipping Xeons With FPGAs in Early 2016." http://www.eweek.com/servers/intel-to-start-shipping-xeons-with-fpgas-in-early-2016.html.

5. High-Level Synthesis for FPGAs: From Prototyping to Deployment

Cited by 37 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. An Integrated FPGA Accelerator for Deep Learning-Based 2D/3D Path Planning;IEEE Transactions on Computers;2024-06

2. Winols: A Large-Tiling Sparse Winograd CNN Accelerator on FPGAs;ACM Transactions on Architecture and Code Optimization;2024-03-23

3. Enhancing Graph Random Walk Acceleration via Efficient Dataflow and Hybrid Memory Architecture;IEEE Transactions on Computers;2024-03

4. Design of FPGA Deep Neural Network Accelerator Based on High-Level Synthesis;2023 5th International Academic Exchange Conference on Science and Technology Innovation (IAECST);2023-12-08

5. CHIP-KNNv2: A C onfigurable and Hi gh- P erformance K - N earest N eighbors Accelerator on HBM-based FPGAs;ACM Transactions on Reconfigurable Technology and Systems;2023-12-05