A recursive technique for computing lower-bound performance of schedules

Author:

Langevin M.1,Cerny E.2

Affiliation:

1. Nortel, Ottawa, Ont., Canada

2. Univ. of Montreal, Montreal, P.Q., Canada

Abstract

We present a fast recursive technique for estimating lower-bound performance of data path schedules. The method relies on the determination of an ASAPUC a(s Soon As Possible Under Constraint) time-step value for each node of the DFG (Data-Flow Graph) that is based on the ASAPUC values of its predecessor nodes. That is, the lower-bound estimation is applied to each subgraph permitting the derivation of a tight lower bound on the performance of the complete DFG. Applying the greedy lower-bound estimator of Rim and Jain [1994] to each subgraph improves the complete lower bound in more than 50% of the experiments reported in Rim and Jain [1994], and the CPU time is only about twice as long. The recursive methodology can be extended to exploit other lower-bound techniques, for example, considering other constraints such as the number of busses or registers.

Publisher

Association for Computing Machinery (ACM)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications

Reference17 articles.

1. BENNOUR I. AND ABOULHAMID E. M. 1997. Lower-bounds on the iteration and initiation interval of functional pipelining and loop folding. Des. Autom. Embedded Syst. (to appear). BENNOUR I. AND ABOULHAMID E. M. 1997. Lower-bounds on the iteration and initiation interval of functional pipelining and loop folding. Des. Autom. Embedded Syst. (to appear).

2. Embedded system design

3. DEWILDE P. DEPRETTERE E. AND NOUTA R. 1985. Parallel and pipelined VLSI implementation of signal processing algorithms. In VLSI and Modern Signal Processing S. Y. Kung H. J. Whitehouse T. Kailath Eds. Prentice-Hall Englewood Cliffs NJ. DEWILDE P. DEPRETTERE E. AND NOUTA R. 1985. Parallel and pipelined VLSI implementation of signal processing algorithms. In VLSI and Modern Signal Processing S. Y. Kung H. J. Whitehouse T. Kailath Eds. Prentice-Hall Englewood Cliffs NJ.

4. GAJSKI D. D. VAHID F. NARAYAN S. AND GONG J. 1994. Specification and Design of Embedded Systems. Prentice Hall Englewood Cliffs NJ. GAJSKI D. D. VAHID F. NARAYAN S. AND GONG J. 1994. Specification and Design of Embedded Systems. Prentice Hall Englewood Cliffs NJ.

5. GAREY M. R. AND JOHNSON D.S. 1979. Computers and Intractability: A Guide to the Theory of NP-Completeness. W. H. Freeman San Francisco. GAREY M. R. AND JOHNSON D.S. 1979. Computers and Intractability: A Guide to the Theory of NP-Completeness. W. H. Freeman San Francisco.

Cited by 21 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Register-Pressure-Aware Instruction Scheduling Using Ant Colony Optimization;ACM Transactions on Architecture and Code Optimization;2022-01-31

2. Survey on Combinatorial Register Allocation and Instruction Scheduling;ACM Computing Surveys;2020-05-31

3. Optimizing occupancy and ILP on the GPU using a combinatorial approach;Proceedings of the 18th ACM/IEEE International Symposium on Code Generation and Optimization;2020-02-21

4. Exploring an Alternative Cost Function for Combinatorial Register-Pressure-Aware Instruction Scheduling;ACM Transactions on Architecture and Code Optimization;2019-03-08

5. An integer programming approach to optimal basic block instruction scheduling for single-issue processors;Discrete Optimization;2016-11

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3