Breaking Boundaries: Optimizing FPGA CAD with Flexible and Multi-threaded Re-Clustering-Reference-Cited by-同舟云学术

Breaking Boundaries: Optimizing FPGA CAD with Flexible and Multi-threaded Re-Clustering

Published:2023-06-14 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 13th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies
language:
Short-container-title:

Author:

Elgammal Mohamed A.¹^ORCID,Betz Vaughn¹^ORCID

Affiliation:

1. University of Toronto, Canada

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3597031.3597054

Reference26 articles.

1. [n. d.]. Intel Quartus Prime Pro Edition User Guide: Design Compilation. https://www.intel.com/content/www/us/en/programmable/documentation/ zpr1513988353912.html. [n. d.]. Intel Quartus Prime Pro Edition User Guide: Design Compilation. https://www.intel.com/content/www/us/en/programmable/documentation/ zpr1513988353912.html.

2. Ziad Abuowaimer 2018. GPlace3. 0: Routability-driven analytic placer for UltraScale FPGA architectures. (TODAES) 23, 5 ( 2018 ), 1–33. Ziad Abuowaimer 2018. GPlace3. 0: Routability-driven analytic placer for UltraScale FPGA architectures. (TODAES) 23, 5 (2018), 1–33.

3. Andrew Boutros 2020. Beyond peak performance: Comparing the real performance of AI-optimized FPGAs and GPUs. In (ICFPT) . IEEE , 10–19. Andrew Boutros 2020. Beyond peak performance: Comparing the real performance of AI-optimized FPGAs and GPUs. In (ICFPT). IEEE, 10–19.

4. ROUTABILITY-DRIVEN PACKING: METRICS AND ALGORITHMS FOR CLUSTER-BASED FPGAs

5. RPack

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. VIPER: A VTR Interface for Placement with Error Resilience;14th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies (HEART'24));2024-06-19

2. Titan 2.0: Enabling Open-Source CAD Evaluation with a Modern Architecture Capture;2023 33rd International Conference on Field-Programmable Logic and Applications (FPL);2023-09-04