Design and optimization of edge computing distributed neural processor for biomedical rehabilitation with sensor fusion-Reference-Cited by-同舟云学术

Design and optimization of edge computing distributed neural processor for biomedical rehabilitation with sensor fusion

Published:2018-11-05 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the International Conference on Computer-Aided Design
language:
Short-container-title:

Author:

Otseidu Kofi¹,Jia Tianyu¹,Bryne Joshua¹,Hargrove Levi²,Gu Jie¹

Affiliation:

1. Northwestern University

2. Shirley Ryan Ability Lab

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3240765.3240794

Reference19 articles.

1. The Extraction of Neural Information from the Surface EMG for the Control of Upper-Limb Prostheses: Emerging Avenues and Challenges

2. A 345 µW Multi-Sensor Biomedical SoC With Bio-Impedance, 3-Channel ECG, Motion Artifact Reduction, and Integrated DSP

3. Analysis of using EMG and mechanical sensors to enhance intent recognition in powered lower limb prostheses;Young A.;Journal of Neuural Engineering,2014

4. A real-time comparison between direct control, sequential pattern recognition control and simultaneous pattern recognition control using a Fitts’ law style assessment procedure

5. An Analysis of Intrinsic and Extrinsic Hand Muscle EMG for Improved Pattern Recognition Control

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Intelligent Robotics in Pediatric Cooperative Neurorehabilitation: A Review;Robotics;2024-03-14

2. Edge IoT System for Wearable Devices: Real-Time Data Processing, Inference, and Training for Activity Monitoring and Health Evaluation;Lecture Notes in Networks and Systems;2023

3. A Heterogeneous RISC-V Processor for Efficient DNN Application in Smart Sensing System;Sensors;2021-09-28

4. A Gesture Classification SoC for Rehabilitation With ADC-Less Mixed-Signal Feature Extraction and Training Capable Neural Network Classifier;IEEE Journal of Solid-State Circuits;2021-03

5. NCPU: An Embedded Neural CPU Architecture on Resource-Constrained Low Power Devices for Real-time End-to-End Performance;2020 53rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO);2020-10