1. 2005. IEC/IEEE International Standard - Verilog(R) Register Transfer Level Synthesis. IEEE/IEC 62142. 2005. IEC/IEEE International Standard - Verilog(R) Register Transfer Level Synthesis. IEEE/IEC 62142.
2. 2017. IEEE Standard for SystemVerilog — Unified Hardware Design, Specification, and Verification Language . IEEE Std . 1800 . 2017. IEEE Standard for SystemVerilog — Unified Hardware Design, Specification, and Verification Language. IEEE Std. 1800.
3. Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs
4. Krste Asanović , Rimas Avižienis , Jonathan Bachrach , Scott Beamer , David Biancolin , Christopher Celio , Henry Cook , Palmer Dabbelt , John Hauser , Adam Izraelevitz , Sagar Karandikar , Benjamin Keller , Donggyu Kim , John Koenig , Yunsup Lee , Eric Love , Martin Maas , Albert Magyar , Howard Mao , Miquel Moreto , Albert Ou , David Patterson , Brian Richards , Colin Schmidt , Stephen Twigg , Huy Vo , and Andrew Waterman . 2016. The Rocket Chip Generator . University of California , Berkeley. http://www.eecs.berkeley.edu/Pubs/TechRpts/ 2016 /EECS-2016-17.html Krste Asanović, Rimas Avižienis, Jonathan Bachrach, Scott Beamer, David Biancolin, Christopher Celio, Henry Cook, Palmer Dabbelt, John Hauser, Adam Izraelevitz, Sagar Karandikar, Benjamin Keller, Donggyu Kim, John Koenig, Yunsup Lee, Eric Love, Martin Maas, Albert Magyar, Howard Mao, Miquel Moreto, Albert Ou, David Patterson, Brian Richards, Colin Schmidt, Stephen Twigg, Huy Vo, and Andrew Waterman. 2016. The Rocket Chip Generator. University of California, Berkeley. http://www.eecs.berkeley.edu/Pubs/TechRpts/2016/EECS-2016-17.html
5. Chisel