Author:
Ipek Engin,Mutlu Onur,Martínez José F.,Caruana Rich
Abstract
Efficiently utilizing off-chip DRAM bandwidth is a critical issuein designing cost-effective, high-performance chip multiprocessors(CMPs). Conventional memory controllers deliver relativelylow performance in part because they often employ fixed,rigid access scheduling policies designed for average-case applicationbehavior. As a result, they cannot learn and optimizethe long-term performance impact of their scheduling decisions,and cannot adapt their scheduling policies to dynamic workloadbehavior.We propose a new, self-optimizing memory controller designthat operates using the principles of reinforcement learning (RL)to overcome these limitations. Our RL-based memory controllerobserves the system state and estimates the long-term performanceimpact of each action it can take. In this way, the controllerlearns to optimize its scheduling policy on the fly to maximizelong-term performance. Our results show that an RL-basedmemory controller improves the performance of a set of parallelapplications run on a 4-core CMP by 19% on average (upto 33%), and it improves DRAM bandwidth utilization by 22%compared to a state-of-the-art controller.
Publisher
Association for Computing Machinery (ACM)
Reference47 articles.
1. Advanced Micro Devices Inc. AMD Athlon(¿) XP Processor Model 10 Data Sheet Feb. 2003. Advanced Micro Devices Inc. AMD Athlon (¿) XP Processor Model 10 Data Sheet Feb. 2003.
2. Architecture---The design space of data-parallel memory systems
3. Anandtech. Intel Developer Forum 2007. http://www.anandtech.com/cpuchipsets/intel/showdoc.aspx?i=3102. Anandtech. Intel Developer Forum 2007. http://www.anandtech.com/cpuchipsets/intel/showdoc.aspx?i=3102.
4. Quantitative Performance Analysis of the SPEC OMPM2001 Benchmarks
Cited by
54 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献