A Two-Level Load/Store Queue Based on Execution Locality

Author:

Pericàs Miquel,Cristal Adrian,Cazorla Francisco J.,González Ruben,Veidenbaum Alex,Jiménez Daniel A.,Valero Mateo

Abstract

Multicore processors have emerged as a powerful platform on which to efficiently exploit thread-level parallelism (TLP). However, due to Amdahl’s Law, such designs will be increasingly limited by the remaining sequential components of applications. To overcome this limitation it is necessary to design processors with many lower–performance cores for TLP and some high-performance cores designed to execute sequential algorithms. Such cores will need to address the memory-wall by implementing kilo-instruction windows. Large window processors require large Load/Store Queues that would be too slow if implemented using current CAMbased designs. This paper proposes an Epoch-based Load Store Queue (ELSQ), a new design based on Execution Locality. It is integrated into a large-window processor that has a fast, out-of-order core operating only on L1/L2 cache hits and N slower cores that process L2 misses and their dependent instructions. The large LSQ is coupled with the slow cores and is partitioned into N small and local LSQs, one per core. We evaluate ELSQ in a large-window environment, finding that it enables high performance at low power. By exploiting locality among loads and stores, ELSQ outperforms even an idealized central LSQ when implemented on top of a decoupled processor design.

Publisher

Association for Computing Machinery (ACM)

Reference25 articles.

1. A. R. Lebeck J. Koppanalil T. Li J. Patwardhan and E. Rotenberg "A large fast instruction window for tolerating cache misses " in ISCA-29 2002. A. R. Lebeck J. Koppanalil T. Li J. Patwardhan and E. Rotenberg "A large fast instruction window for tolerating cache misses " in ISCA-29 2002.

2. Continual flow pipelines

3. H. Akkary R. Rajwar and S. T. Srinivasan "Checkpoint processing and recovery: Towards scalable large instruction window processors " in MICRO-36 2003. H. Akkary R. Rajwar and S. T. Srinivasan "Checkpoint processing and recovery: Towards scalable large instruction window processors " in MICRO-36 2003.

4. Distributed Microarchitectural Protocols in the TRIPS Prototype Processor

5. Out-of-Order Commit Processors

Cited by 1 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3