Affiliation:
1. Department of Electrical Engineering and Computer Science, Stanford University
Abstract
Most new computer architectures are concerned with maximizing performance by providing suitable instruction sets for compiled code and providing support for systems functions. We argue that the most effective design methodology must make simultaneous tradeoffs across all three areas: hardware, software support, and systems support. Recent trends lean towards extensive hardware support for both the compiler and operating systems software. However, consideration of all possible design tradeoffs may often lead to less hardware support. Several examples of this approach are presented, including: omission of condition codes, word-addressed machines, and imposing pipeline interlocks in software. The specifics and performance of these approaches are examined with respect to the MIPS processor.
Publisher
Association for Computing Machinery (ACM)
Reference12 articles.
1. Baskett F. Puzzle: an informal compute bound benchmark. Widely circulated and run. Baskett F. Puzzle: an informal compute bound benchmark. Widely circulated and run.
2. MIPS: A VLSI Processor Architecture
3. Code generation and reorganization in the presence of pipeline constraints
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Branch vanguard;Proceedings of the 42nd Annual International Symposium on Computer Architecture;2015-06-13
2. The architecture of DOOM;Future Parallel Computers;1987
3. RISC: Effective Architectures for VLSI Computers;VLSI Electronics Microstructure Science;1986
4. Are RISCs subsets of CISCs? A discussion of reduced versus complex instruction sets;Microprocessing and Microprogramming;1984-08
5. Keynote address - the processor instruction set;ACM SIGMICRO Newsletter;1982-12