ILP-based Substrate Routing with Mismatched Via Dimension Consideration for Wire-bonding FBGA Package Design

Author:

Wu Jun-Sheng1ORCID,Pan Chi-An1ORCID,Liu Yi-Yu1ORCID

Affiliation:

1. National Taiwan University of Science and Technology

Abstract

With the rapidly growing demand for system-level integration, package substrates have become one of the most important carriers in semiconductor industry. Fine pitch ball grid array (FBGA) packaging is a widely used technology thanks to its relative cost-effectiveness compared to other advanced packaging technologies. In addition, it is also widely used in space-constrained applications, such as mobile and handheld devices. These packaging substrate interconnections are usually customized by layout engineers taking many complex and stringent design rules into consideration. However, fully net-by-net manual design for FBGA is time-consuming and error-prone. In this article, we propose an integer linear programming (ILP)-based router for wire-bonding FBGA packaging design. Our ILP formulation not only can handle design-dependent constraints but also take the problem of mismatched via dimension into account, which is caused by the mechanical processes and greatly increases design complexity. In addition to the ILP formulation for substrate routing, three optimization stages and several ILP constraint reduction techniques are also developed to boost the run time of ILP solver. Experimental results indicate that the proposed framework can achieve high routing completion rates, which could effectively reduce the cycle time of substrate layout design. In addition, in combination with the proposed optimization strategies, 278× speedup can be achieved compared to the ILP constraint optimized router.

Funder

ASE Group ChungLi and MOST of Taiwan

Publisher

Association for Computing Machinery (ACM)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications

Reference13 articles.

1. William Greig . 2007. Integrated Circuit Packaging, Assembly, and Interconnections . Springer . William Greig. 2007. Integrated Circuit Packaging, Assembly, and Interconnections. Springer.

2. Internal discussion with Win Wen , Sam Hsu , Meilin Hsieh , and Vincent Hsu , Package Design Engineering , ASE Group ChungLi , 2018 –2021. Internal discussion with Win Wen, Sam Hsu, Meilin Hsieh, and Vincent Hsu, Package Design Engineering, ASE Group ChungLi, 2018–2021.

3. 1998. NEWS: A net-even-wiring system for the routing on a multilayer PGA package;Tsai C. C.;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,1998

4. S. S. Chen J. J. Chen T. Y. Lee C. C. Tsai and S. J. Chen. 1999. A new approach to the ball grid array package routing. IEICE Transactions on Fundamentals E82-A 11 (1999) 2599–2608. S. S. Chen J. J. Chen T. Y. Lee C. C. Tsai and S. J. Chen. 1999. A new approach to the ball grid array package routing. IEICE Transactions on Fundamentals E82-A 11 (1999) 2599–2608.

5. 2006. Global routing by iterative improvements for two-layer ball grid array packages;Kubo Y.;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2006

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3