Conservation cores

Author:

Venkatesh Ganesh1,Sampson Jack1,Goulding Nathan1,Garcia Saturnino1,Bryksin Vladyslav1,Lugo-Martinez Jose1,Swanson Steven1,Taylor Michael Bedford1

Affiliation:

1. University of California, San Diego, San Diego, USA

Abstract

Growing transistor counts, limited power budgets, and the breakdown of voltage scaling are currently conspiring to create a utilization wall that limits the fraction of a chip that can run at full speed at one time. In this regime, specialized, energy-efficient processors can increase parallelism by reducing the per-computation power requirements and allowing more computations to execute under the same power budget. To pursue this goal, this paper introduces conservation cores . Conservation cores, or c-cores , are specialized processors that focus on reducing energy and energy-delay instead of increasing performance. This focus on energy makes c-cores an excellent match for many applications that would be poor candidates for hardware acceleration (e.g., irregular integer codes). We present a toolchain for automatically synthesizing c-cores from application source code and demonstrate that they can significantly reduce energy and energy-delay for a wide range of applications. The c-cores support patching, a form of targeted reconfigurability, that allows them to adapt to new versions of the software they target. Our results show that conservation cores can reduce energy consumption by up to 16.0x for functions and by up to 2.1x for whole applications, while patching can extend the useful lifetime of individual c-cores to match that of conventional processors.

Publisher

Association for Computing Machinery (ACM)

Subject

Computer Graphics and Computer-Aided Design,Software

Reference40 articles.

1. Ageia Technologies. PhysX by Ageia. http://www.ageia.com/pdf/ds\_product\_overview.pdf. Ageia Technologies. PhysX by Ageia. http://www.ageia.com/pdf/ds\_product\_overview.pdf.

2. ATI website. http://www.ati.com. ATI website. http://www.ati.com.

3. The Impact of Performance Asymmetry in Emerging Multicore Architectures

Cited by 53 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

1. Cyclebite: Extracting Task Graphs From Unstructured Compute-Programs;IEEE Transactions on Computers;2024-01

2. Allocation and Scheduling of Dataflow Graphs on Hybrid Dataflow/von Neumann Architectures;Proceedings of the 21st ACM-IEEE International Conference on Formal Methods and Models for System Design;2023-09-21

3. TCADer: A Tightly Coupled Accelerator Design framework for heterogeneous system with hardware/software co-design;Journal of Systems Architecture;2023-03

4. Generating Unified Platforms Using Multigranularity Domain DSE (MG-DmDSE) Exploiting Application Similarities;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-01

5. Reliable Energy Measurement on Heterogeneous Systems–on–Chip Based Environments;Parallel Processing and Applied Mathematics;2023

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3