Affiliation:
1. Barcelona Supercomputing Center, Spain
2. Thales Research and Technology
3. Barcelona Supercomputing Center and Spanish National Research Council (IIIA-CSIC), Spain
Abstract
Commercial Off-The-Shelf (COTS) processors are now commonly used in real-time embedded systems. The characteristics of these processors fulfill system requirements in terms of time-to-market, low cost, and high performance-per-watt ratio. However, multithreaded (MT) processors are still not widely used in real-time systems because the timing analysis is too complex. In MT processors, simultaneously-running tasks share and compete for processor resources, so the timing analysis has to estimate the possible impact that the inter-task interferences have on the execution time of the applications.
In this paper, we propose a method that quantifies the slowdown that simultaneously-running tasks may experience due to collision in shared processor resources. To that end, we designed benchmarks that stress specific processor resources and we used them to (1) estimate the upper limit of a slowdown that simultaneously-running tasks may experience because of collision in different shared processor resources, and (2) quantify the sensitivity of time-critical applications to collision in these resources. We used the presented method to determine if a given MT processor is a good candidate for systems with timing requirements. We also present a case study in which the method is used to analyze three multithreaded architectures exhibiting different configurations of resource sharing. Finally, we show that measuring the slowdown that real applications experience when simultaneously-running with resource-stressing benchmarks is an important step in measurement-based timing analysis. This information is a base for incremental verification of MT COTS architectures.
Funder
FPU
Ministerio de Ciencia e Innovación
Publisher
Association for Computing Machinery (ACM)
Subject
Hardware and Architecture,Information Systems,Software
Reference48 articles.
1. ACROSS. ARTEMIS CROSS-domain architecture. http://www.across-project.eu. ACROSS. ARTEMIS CROSS-domain architecture. http://www.across-project.eu.
2. Atom Z530. 2009. Intel® Atom#8482; processor Z5xx series. http://download.intel.com/design/processor/datashts/319535.pdf. Atom Z530. 2009. Intel® Atom#8482; processor Z5xx series. http://download.intel.com/design/processor/datashts/319535.pdf.
3. AUTOSAR. AUTomotive open system architecture. http://www.autosar.org. AUTOSAR. AUTomotive open system architecture. http://www.autosar.org.
4. Lecture Notes in Computer Science;Baker T.
Cited by
40 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献