Hacky Racers: Exploiting Instruction-Level Parallelism to Generate Stealthy Fine-Grained Timers-Reference-Cited by-同舟云学术

Hacky Racers: Exploiting Instruction-Level Parallelism to Generate Stealthy Fine-Grained Timers

Published:2023-01-27 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2
language:
Short-container-title:

Author:

Xiao Haocheng¹,Ainsworth Sam¹

Affiliation:

1. University of Edinburgh, UK

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3575693.3575700

Reference96 articles.

1. 2015. Improve Time Resolution Defense. https://gitlab.torproject.org/tpo/applications/tor-browser/-/issues/16110 2015. Improve Time Resolution Defense. https://gitlab.torproject.org/tpo/applications/tor-browser/-/issues/16110

2. 2018. Mitigating Side-Channel Attacks. https://www.chromium.org/Home/chromium-security/ssca/ 2018. Mitigating Side-Channel Attacks. https://www.chromium.org/Home/chromium-security/ssca/

3. 2020. Enable SharedArrayBuffers with sequential threads? https://gitlab.torproject.org/tpo/applications/tor-browser/-/issues/40016 2020. Enable SharedArrayBuffers with sequential threads? https://gitlab.torproject.org/tpo/applications/tor-browser/-/issues/40016

4. 2022. Cloudflare Workers. https://developers.cloudflare.com/workers/learning/how-workers-works/ 2022. Cloudflare Workers. https://developers.cloudflare.com/workers/learning/how-workers-works/

5. 2022. High Resolution Time. https://www.w3.org/TR/hr-time/ 2022. High Resolution Time. https://www.w3.org/TR/hr-time/

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. PowSpectre: Powering Up Speculation Attacks with TSX-based Replay;Proceedings of the 19th ACM Asia Conference on Computer and Communications Security;2024-07

2. SegScope: Probing Fine-grained Interrupts via Architectural Footprints;2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2024-03-02

3. PREFETCHX: Cross-Core Cache-Agnostic Prefetcher-based Side-Channel Attacks;2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA);2024-03-02

4. Transient-Execution Attacks: A Computer Architect Perspective;ACM Computing Surveys;2023-10-06

5. FlushTime: Towards Mitigating Flush-based Cache Attacks via Collaborating Flush Instructions and Timers on ARMv8-A;Proceedings of the ACM Asia Conference on Computer and Communications Security;2023-07-10