Transient-Execution Attacks: A Computer Architect Perspective

Author:

Fiolhais Luís1ORCID,Sousa Leonel1ORCID

Affiliation:

1. INESC-ID/Instituto Superior Técnico, Universidade de Lisboa, Portugal

Abstract

Computer architects employ a series of performance optimizations at the micro-architecture level. These optimizations are meant to be invisible to the programmer but they are implicitly programmed alongside the architectural state. Critically, the incorrect results of these optimizations are not scrubbed off the micro-architectural state. This side-effect may seem innocuous. However, through transient-execution, an attacker can leverage this knowledge to obtain information from the micro-architectural state and transmit the data to itself. Transient-Execution is a class of attacks that use the side-effects of executed instructions to leak data. Transient-Execution attacks are split into two categories: speculation-based (Spectre-type) and exception-based (Meltdown-type). A successful attack requires, first, access to the sensitive information, and, second, a transmission channel such that the data can be recovered. Therefore, this survey explains how an attacker can use the state from optimizations in the micro-architecture to access sensitive information from other programs running in the same device; and, once the information is obtained, it describes how the data can be encoded and transmitted in the micro-architectural state. Moreover, it introduces a taxonomy and analyzes defenses for such malicious attacks.

Funder

National Funds through the Fundação para a Ciência e a Tecnologia

Instituto de Engenharia de Sistemas e Computadores: Investigação e Desenvolvimento

European Union, Scaling extreme analYtics with Cross-architecture acceLeration based on OPen Standards

FCT, Portugal

Publisher

Association for Computing Machinery (ACM)

Subject

General Computer Science,Theoretical Computer Science

Reference186 articles.

1. Onur Acıiçmez and Werner Schindler. 2008. A vulnerability in RSA implementations due to instruction cache analysis and its demonstration on OpenSSL. In Topics in Cryptology—CT-RSA 2008, Tal Malkin (Ed.), Springer, Berlin, 256–273.

2. An evaluation of directory schemes for cache coherence

3. MuonTrap: Preventing Cross-Domain Spectre-Like Attacks by Capturing Speculative State

4. AMD. 2007. AMD Opteron Processor Product Data Sheet. Retrieved from https://www.amd.com/system/files/TechDocs/23932.pdf.

5. AMD. 2018. AMD64 Technology Indirect Branch Control Extension. (2018). Retrieved from https://developer.amd.com/wp-content/resources/111006-B_AMD64TechnologyIndirectBranchControlExtenstion_WP_7-18Update_FNL.pdf.

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3