Affiliation:
1. Massachusetts Institute of Technology
Abstract
In the many-core era, scalable coherence and on-chip interconnects are crucial for shared memory processors. While snoopy coherence is common in small multicore systems, directory-based coherence is the de facto choice for scalability to many cores, as snoopy relies on ordered interconnects which do not scale. However, directory-based coherence does not scale beyond tens of cores due to excessive directory area overhead or inaccurate sharer tracking. Prior techniques supporting ordering on arbitrary unordered networks are impractical for full multicore chip designs
We present SCORPIO, an ordered mesh Network-on-Chip (NoC) architecture with a separate fixed-latency, bufferless network to achieve distributed global ordering. Message delivery is decoupled from the ordering, allowing messages to arrivein any order and at any time, and still be correctly ordered. The architecture is designed to plug-and-play with existing multicore IP and with practicality, timing, area, and power as top concerns. Full-system 36 and 64-core simulations on SPLASH-2 and PARSEC benchmarks show an average application runtime reduction of 24.1% and 12.9%, in comparison to distributed directory and AMD HyperTransport coherence protocols, respectively
The SCORPIO architecture is incorporated in an 11 mm-by-13mm chip prototype, fabricated in IBM 45nm SOI technology, comprising 36 Freescale e200 Power ArchitectureTMcores with private L1 and L2 caches interfacing with the NoC via ARM AMBA, along with two Cadence on-chip DDR2 controllers. The chip prototype achieves a post synthesis operating frequency of 1 GHz (833MHz post-layout) with an estimated power of 28.8W (768mW per tile), while the network consumes only 10% of tile area and 19 % of tile power.
Publisher
Association for Computing Machinery (ACM)
Reference31 articles.
1. "AMD Opteron 6200 Series Processors " http://www.amd.com/us/products/server/processors/6000-series-platform/6200/Pages/6200-series-processors.aspx. "AMD Opteron 6200 Series Processors " http://www.amd.com/us/products/server/processors/6000-series-platform/6200/Pages/6200-series-processors.aspx.
2. "ARM AMBA " http://www.arm.com/products/system-ip/amba. "ARM AMBA " http://www.arm.com/products/system-ip/amba.
3. "Intel Xeon Processor E7 Family " http://www.intel.com/content/www/us/en/processors/xeon/xeon-processor-e7-family.html. "Intel Xeon Processor E7 Family " http://www.intel.com/content/www/us/en/processors/xeon/xeon-processor-e7-family.html.
4. Oracle's SPARC T5-2;SPARC T
5. "SPLASH-2 " http://www-flash.stanford.edu/apps/SPLASH. "SPLASH-2 " http://www-flash.stanford.edu/apps/SPLASH.
Cited by
22 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献