Isadora-Reference-Cited by-同舟云学术

Isadora

Published:2021-11-15 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 5th Workshop on Attacks and Solutions in Hardware Security
language:
Short-container-title:

Author:

Deutschbein Calvin¹,Meza Andres²,Restuccia Francesco³,Kastner Ryan²,Sturton Cynthia¹

Affiliation:

1. University of North Carolina at Chapel Hill, Chapel Hill, NC, USA

2. University of California, San Diego, San Diego, CA, USA

3. Scuola Superiore Santa-Anna Pisa, Pisa, Italy

Funder

NSF

Intel Corporation

NSF (National Science Foundation)

Semiconductor Research Corporation

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3474376.3487286

Reference45 articles.

1. [n.d.]. The Common Weakness Enumeration Official Webpage. https://cwe.mitre.org/ [n.d.]. The Common Weakness Enumeration Official Webpage. https://cwe.mitre.org/

2. [n.d.]. Questa Advanced Simulator. https://eda.sw.siemens.com/en-US/ic/questa/simulation/advanced-simulator/ [n.d.]. Questa Advanced Simulator. https://eda.sw.siemens.com/en-US/ic/questa/simulation/advanced-simulator/

3. [n.d.]. Radix Coverage for Hardware Common Weakness Enumeration (CWE) Guide. https://tortugalogic.com/wp-content/uploads/2020/03/RadixCWEGuide_20210126.pdf. [n.d.]. Radix Coverage for Hardware Common Weakness Enumeration (CWE) Guide. https://tortugalogic.com/wp-content/uploads/2020/03/RadixCWEGuide_20210126.pdf.

4. Clepsydra: Modeling timing flows in hardware designs

Cited by 7 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Towards Zero-Trust Hardware Architectures in Safety and Security Critical System-on-Chips;2024 IEEE 3rd Real-Time and Intelligent Edge Computing Workshop (RAGE);2024-05-13

2. Prioritizing Information Flow Violations: Generation of Ranked Security Assertions for Hardware Designs;2024 IEEE International Symposium on Hardware Oriented Security and Trust (HOST);2024-05-06

3. AGILE: Automated Assertion Generation to Detect Information Leakage Vulnerabilities;IEEE Transactions on Information Forensics and Security;2024

4. Secure Instruction and Data-Level Information Flow Tracking Model for RISC-V;Cryptography;2023-11-16

5. SEIF: Augmented Symbolic Execution for Information Flow in Hardware Designs;Proceedings of the 12th International Workshop on Hardware and Architectural Support for Security and Privacy;2023-10-29