1. [n. d.]. Cadence Verification. https://www.cadence.com/en_US/home/tools/system-design-and-verification.html [n. d.]. Cadence Verification. https://www.cadence.com/en_US/home/tools/system-design-and-verification.html
2. [n. d.]. openMSP430. https://opencores.org/projects/openmsp430 [n. d.]. openMSP430. https://opencores.org/projects/openmsp430
3. [n. d.]. OpenRISC 1200 Implementation. https://github.com/openrisc/or1200 [n. d.]. OpenRISC 1200 Implementation. https://github.com/openrisc/or1200
4. Clepsydra: Modeling timing flows in hardware designs
5. Register transfer level information flow tracking for provably secure hardware design