MORPHEUS

Author:

Voros Nikolaos S.1,Hübner Michael2,Becker Jürgen2,Kühnle Matthias2,Thomaitiv Florian2,Grasset Arnaud3,Brelet Paul3,Bonnot Philippe3,Campi Fabio4,Schüler Eberhard5,Sahlbach Henning6,Whitty Sean6,Ernst Rolf6,Billich Enrico7,Tischendorf Claudia7,Heinkel Ulrich7,Ieromnimon Frank8,Kritharidis Dimitrios8,Schneider Axel9,Knaeblein Joachim9,Putzke-Röming Wolfram10

Affiliation:

1. Technological Educational Institute of Mesolonghi

2. University of Karlsruhe (TH)

3. Thales Research & Technology

4. ST Microelectronics

5. PACT XPP Technologies

6. Technical University of Braunschweig

7. Chemnitz University of Technology

8. Intracom Telecom Solutions S.A.

9. Alcatel-Lucent

10. Deutsche Thomson OHG

Abstract

Recently, system designers are facing the challenge of developing systems that have diverse features, are more complex and more powerful, with less power consumption and reduced time to market. These contradictory constraints have forced technology providers to pursue design solutions that will allow design teams to meet the above design targets. In that respect, this paper introduces an innovative technology platform, called MORPHEUS, which intents to provide complete design framework for dealing with the aforementioned challenges. MORPHEUS consists of a state of the art architecture that encompasses heterogeneous reconfigurable accelerators for implementing on the same hardware architecture applications with varying characteristics and a tool chain that, through a software oriented approach, eases the implementation of highly complex applications with heterogeneous characteristics. The proposed approach has been tested and evaluated through state of the art cases studies borrowed from complementary application domains.

Publisher

Association for Computing Machinery (ACM)

Subject

Hardware and Architecture,Software

Reference46 articles.

1. TILE64 - Processor: A 64-Core SoC with Mesh Interconnect

2. Bertin P. Roncin D. and Vuillemin J. 1989. Introduction to Programmable Active Memories. Prentice Hall 300--309. Bertin P. Roncin D. and Vuillemin J. 1989. Introduction to Programmable Active Memories. Prentice Hall 300--309.

3. Definition and SIMD implementation of a multi-processing architecture approach on FPGA

Cited by 18 articles. 订阅此论文施引文献 订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献

同舟云学术

1.学者识别学者识别

2.学术分析学术分析

3.人才评估人才评估

"同舟云学术"是以全球学者为主线,采集、加工和组织学术论文而形成的新型学术文献查询和分析系统,可以对全球学者进行文献检索和人才价值评估。用户可以通过关注某些学科领域的顶尖人物而持续追踪该领域的学科进展和研究前沿。经过近期的数据扩容,当前同舟云学术共收录了国内外主流学术期刊6万余种,收集的期刊论文及会议论文总量共计约1.5亿篇,并以每天添加12000余篇中外论文的速度递增。我们也可以为用户提供个性化、定制化的学者数据。欢迎来电咨询!咨询电话:010-8811{复制后删除}0370

www.globalauthorid.com

TOP

Copyright © 2019-2024 北京同舟云网络信息技术有限公司
京公网安备11010802033243号  京ICP备18003416号-3