Register allocation for Intel processor graphics-Reference-Cited by-同舟云学术

Published:2018-02-24 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 2018 International Symposium on Code Generation and Optimization
language:
Short-container-title:

Author:

Chen Wei-Yu¹,Lueh Guei-Yuan¹,Ashar Pratik²,Chen Kaiyu¹,Cheng Buqi¹

Affiliation:

1. Intel, USA

2. Intel, India

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3168806

Reference45 articles.

1. Advanced Micro Devices. 2016. AMD GCN3 ISA Architecture Manual. (2016). http://gpuopen.com/compute-product/amd-gcn3-isa-architecture-manual/. Advanced Micro Devices. 2016. AMD GCN3 ISA Architecture Manual. (2016). http://gpuopen.com/compute-product/amd-gcn3-isa-architecture-manual/.

2. Blizzard Entertainment. 2016. World of Warcraft: Legion. (2016). https://worldofwarcraft.com/. Blizzard Entertainment. 2016. World of Warcraft: Legion. (2016). https://worldofwarcraft.com/.

3. The Direct3D 10 system

Cited by 14 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. rNdN: Fast Query Compilation for NVIDIA GPUs;ACM Transactions on Architecture and Code Optimization;2023-07-19

2. A new distributed graph coloring algorithm for large graphs;Cluster Computing;2023-03-23

3. RL4ReAl: Reinforcement Learning for Register Allocation;Proceedings of the 32nd ACM SIGPLAN International Conference on Compiler Construction;2023-02-17

4. Research on global register allocation for code containing array‐unit dual‐usage register names;Concurrency and Computation: Practice and Experience;2022-12-05

5. High-performance and balanced parallel graph coloring on multicore platforms;The Journal of Supercomputing;2022-11-07