1. A. Mishchenko etal "ABC: A System for Sequential Synthesis and Verification " URL http://www.eecs.berkeley.edu/alanmi/abc. A. Mishchenko et al. "ABC: A System for Sequential Synthesis and Verification " URL http://www.eecs.berkeley.edu/alanmi/abc.
2. C. Wolf "Yosys Open Synthesis Suite " 2016. C. Wolf "Yosys Open Synthesis Suite " 2016.
3. VTR 8.0: Next generation architecture and CAD system for FPGAs;Luu J.;ACM Transactions on Reconfigurable Technology and Systems (TRETS),2014