SuSy-Reference-Cited by-同舟云学术

SuSy

Published:2020-11-02 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the 39th International Conference on Computer-Aided Design
language:
Short-container-title:

Author:

Lai Yi-Hsiang¹,Rong Hongbo²,Zheng Size³,Zhang Weihao⁴,Cui Xiuping³,Jia Yunshan³,Wang Jie⁵,Sullivan Brendan¹,Zhang Zhiru¹,Liang Yun³,Zhang Youhui⁴,Cong Jason⁵,George Nithin²,Alvarez Jose²,Hughes Christopher²,Dubey Pradeep²

Affiliation:

1. Cornell University

2. Intel

3. Peking University, China

4. Tsinghua University, China

5. University of California

Funder

NSF/Intel

NSF

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3400302.3415644

Reference35 articles.

1. Automatic mapping of nested loops to FPGAS

2. Software Infrastructure for Enabling FPGA-Based Accelerations in Data Centers

3. High-Level Synthesis for FPGAs: From Prototyping to Deployment

4. PolySA

Cited by 34 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. SSA: A Uniformly Recursive Bidirection-Sequence Systolic Sorter Array;IEEE Transactions on Parallel and Distributed Systems;2024-10

2. Allo: A Programming Model for Composable Accelerator Design;Proceedings of the ACM on Programming Languages;2024-06-20

3. POPA: Expressing High and Portable Performance across Spatial and Vector Architectures for Tensor Computations;Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays;2024-04

4. Formal Verification of Source-to-Source Transformations for HLS;Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays;2024-04

5. Cement: Streamlining FPGA Hardware Design with Cycle-Deterministic eHDL and Synthesis;Proceedings of the 2024 ACM/SIGDA International Symposium on Field Programmable Gate Arrays;2024-04