Affiliation:
1. Univ. of Illinois at Urbana-Champaign, Urbana
Abstract
Network throughput can be increased by allowing multipath, adaptive routing. Adaptive routing allows more freedom in the paths taken by messages, spreading load over physical channels more evenly. The flexibility of adaptive routing introduces new possibilities of deadlock. Previous deadlock avoidance schemes in
k
-ary
n
-cubes require an exponential number of virtual channels. We describe a family of deadlock-free routing algorithms, called
planar-adaptive routing
algorithms, that require only a constant number of virtual channels, independent of networks size and dimension. Planar-adaptive routing algorithms reduce the complexity of deadlock prevention by reducing the number of choices at each routing step. In the fault-free case, planar-adaptive networks are guaranteed to be deadlock-free. In the presence of network faults, the planar-adaptive router can be extended with misrouting to produce a working network which remains provably deadlock free and is provably livelock free. In addition, planar-adaptive networks can simultaneously support both in-order and adaptive, out-of-order packet delivery.
Planar-adaptive routing is of practical significance. It provides the simplest known support for deadlock-free adaptive routing in
k
-ary
n
-cubes of more than two dimensions (with
k
>2). Restricting adaptivity reduces the hardware complexity, improving router speed or allowing additional performance-enhancing network features. The structure of planar-adaptive routers is amenable to efficient implementation.
Simulation studies show that planar-adaptive routers can increase the robustness of network throughput for nonuniform communication patterns. Planar-adaptive routers outperform deterministic routers with equal hardware resources. Further, adding virtual lanes to planar-adaptive routers increases this advantage. Comparisons with fully adaptive routers show that planar-adaptive routers, limited adaptive routers, can give superior performance. These results indicate the best way to allocate router resources to combine adaptivity and virtual lanes.
Planar-adaptive routers are a special case of limited adaptivity routers. We define a class of adaptive routers with
f
degrees of routing freedom. This class, termed
f-flat adaptive routers
, allows a direct cost-performance tradeoff between implementation cost (speed and silicon area) and routing freedom (channel utilization). For a network of a particular dimension, the cost of adaptivity grows linearly with the routing freedom. However, the rate of growth is a much larger constant for high-dimensional networks. All of the properties proven for planar-adaptive routers, such as deadlock and livelock freedom, also apply to
f
-flat adaptive routers.
Publisher
Association for Computing Machinery (ACM)
Subject
Artificial Intelligence,Hardware and Architecture,Information Systems,Control and Systems Engineering,Software
Reference32 articles.
1. Limits on interconnection network performance
2. ~AOYAMA K. AND CHIEN A.A. 1994. The cost of adaptivity and virtual lanes in a wormhole ~router. J. VLSI Deszgn Special Issue on Interconnection Networks. ~AOYAMA K. AND CHIEN A.A. 1994. The cost of adaptivity and virtual lanes in a wormhole ~router. J. VLSI Deszgn Special Issue on Interconnection Networks.
3. Demonstration of a ~deflection routing 2 x 2 photomc switch for computer interconnects. IEEE Photo;~BLUMENTHAL D.;Tech. Lett. 4, ~1,1992
4. Routing, merging, and sorting on parallel models of computation
Cited by
79 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献
1. A multi-criteria decision based on adaptive routing algorithms with discrete operators for on-chip networks;The Journal of Supercomputing;2022-02-01
2. Reliable routing schemes in 3D network on chip;International Journal of Embedded Systems;2020
3. Bio-inspired network on chip having both guaranteed throughput and best effort services using fault-tolerant algorithm;IEEJ Transactions on Electrical and Electronic Engineering;2018-04-10
4. EbDa;ACM SIGARCH Computer Architecture News;2017-09-14
5. Review of Network on Chip Architectures;Recent Advances in Electrical & Electronic Engineering (Formerly Recent Patents on Electrical & Electronic Engineering);2017-07-07