Affiliation:
1. Politecnico di Milano, DEIB, Milan, Italy
Abstract
Field Programmable Gate Arrays (FPGAs)
are spatial architectures with a heterogeneous reconfigurable fabric. They are state-of-the-art for prototyping, telecommunications, embedded, and an emerging alternative for cloud-scale acceleration. However, FPGA adoption found limitations in their programmability and required knowledge. Therefore, researchers focused on FPGA abstractions and automation tools. Here, we survey three leading digital design abstractions:
Hardware Description Languages (HDLs)
,
High-Level Synthesis (HLS)
tools, and
Domain-Specific Languages (DSLs)
. We review these abstraction solutions, provide a timeline, and propose a taxonomy for each abstraction trend: programming models for HDLs;
Intellectual Property (IP)
-based or System-based toolchains for HLS; application, architecture, and infrastructure domains for DSLs.
Publisher
Association for Computing Machinery (ACM)
Subject
General Computer Science,Theoretical Computer Science
Reference221 articles.
1. ACE. 2017. CoSy compiler development system. Retrieved from http://www.ace.nl/compiler/cosy.
2. Compilers: Principles, Techniques, and Tools;Aho Alfred V.;Addison Wesley,1986
3. Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs
4. Chipyard: Integrated Design, Simulation, and Implementation Framework for Custom SoCs
5. The rocket chip generator;Asanovic Krste;EECS Department, University of California, Berkeley, Technical Report UCB/EECS-2016-17,2016
Cited by
26 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献