Affiliation:
1. University of Calgary, Calgary, Alberta
2. Xilinx, San Jose, CA
3. University of Waterloo, University AvenueWest, Waterloo, Ontario
Abstract
The legalization step is performed after global placement where wire length and routability are optimized or during timing optimization where buffer insertion or gate sizing are applied to meet timing requirements. Therefore, an ideal legalization approach must preserve the quality of the input placement in terms of routability, wire length, and timing constraints. These requirements indirectly impose maximum and average cell movement constraints during legalization. In addition, the legalization step should effectively manage white space availability with a highly efficient runtime in order to be used in an iterative process such as timing optimization. In this article, a robust and fast legalization method called Eh?Legalizer for standard-cell placement is presented. Eh?Legalizer legalizes input placements while minimizing the maximum and average cell movements using a highly efficient novel network flow-based approach. In contrast to the traditional network flow-based legalizers, areas with high cell utilizations are effectively legalized by finding several candidate paths and there is no need for a post-process step. The experimental results conducted on several benchmarks show that Eh?Legalizer results in 2.5 times and 3.3 times less the maximum and average cell movement, respectively, while its runtime is significantly (18×) lower compared to traditional legalizers. In addition, the experimental results illustrate the scalability and robustness of Eh?Legalizer with respect to the floorplan complexity. Finally, the detailed-routing results show detailed-routing violations are reduced on average by 23% when Eh?Legalizer is used to generate legal solutions.
Funder
Natural Sciences and Engineering Council of Canada
Canadian Microelectronics Corporation
Mentor Graphics Corporation
Alberta Innovates-Technology Futures
Publisher
Association for Computing Machinery (ACM)
Subject
Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Computer Science Applications
Reference24 articles.
1. BonnPlace Legalization: Minimizing Movement by Iterative Augmentation
2. ISPD 2015 Benchmarks with Fence Regions and Routing Blockages for Detailed-Routing-Driven Placement
3. Cadence Inc. 2009. LEF/DEF version 5.3-5.7 exchange format. Retrieved Jan. 1 2015 from http://www.si2.org/openeda.si2.org/projects/lefdef. Cadence Inc. 2009. LEF/DEF version 5.3-5.7 exchange format. Retrieved Jan. 1 2015 from http://www.si2.org/openeda.si2.org/projects/lefdef.
4. History-based VLSI legalization using network flow
Cited by
9 articles.
订阅此论文施引文献
订阅此论文施引文献,注册后可以免费订阅5篇论文的施引文献,订阅后可以查看论文全部施引文献