1. Method and system for high speed detailed placement of cells within an integrated circuit design;Hill,2002
2. Abacus: fast legalization of standard cell circuits with minimal movement;Spindler,2008
3. Detailed placement algorithm for VLSI design with double-row height standard cells;Wu;IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.,2016
4. Jezz: An effective legalization algorithm for minimum displacement;Puget,2015
5. Legalization algorithm for multiple-row height standard cell design;Chow,2016