Verilog-A Implementation of Generic Defect Templates for Analog Fault Injection-Reference-Cited by-同舟云学术

Verilog-A Implementation of Generic Defect Templates for Analog Fault Injection

Published:2023-06-05 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the Great Lakes Symposium on VLSI 2023
language:
Short-container-title:

Author:

Dall'Ora Nicola¹^ORCID,Azam Sadia¹^ORCID,Fraccaroli Enrico²^ORCID,Gillon Renaud³^ORCID,Fummi Franco¹^ORCID

Affiliation:

1. University of Verona, Verona, Italy

2. University of North Carolina at Chapel Hill, Chapel Hill, NC, USA

3. Sydelity B.V., Kruisem, Belgium

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3583781.3590317

Reference15 articles.

1. Fault injection in mixed-signal environment using behavioral fault modeling in Verilog-A

2. Nicola Dall'Ora , Sadia Azam , Enrico Fraccaroli , André Alberts , and Franco Fummi . 2021. A Common Manipulation Framework for Transistor-Level Languages. In 2021 Forum on specification & Design Languages (FDL) . IEEE , 01-07. Nicola Dall'Ora, Sadia Azam, Enrico Fraccaroli, André Alberts, and Franco Fummi. 2021. A Common Manipulation Framework for Transistor-Level Languages. In 2021 Forum on specification & Design Languages (FDL). IEEE, 01-07.

3. Predictive Fault Grouping based on Faulty AC Matrices

4. Siemens EDA. 2023. Tessent DefectSim. https://eda.sw.siemens.com/en-US/ic/ tessent/test/defectsim/ Siemens EDA. 2023. Tessent DefectSim. https://eda.sw.siemens.com/en-US/ic/ tessent/test/defectsim/

5. Effective DC fault models and testing approach for open defects in analog circuits

Cited by 1 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Analog Fault Simulation: Trends and Perspectives in Analog Hardware Description Languages;2024 IEEE 25th Latin American Test Symposium (LATS);2024-04-09