Accelerating Low Bit-width Neural Networks at the Edge, PIM or FPGA: A Comparative Study-Reference-Cited by-同舟云学术

Accelerating Low Bit-width Neural Networks at the Edge, PIM or FPGA: A Comparative Study

Published:2023-06-05 Issue: Volume: Page:
ISSN:
Container-title:Proceedings of the Great Lakes Symposium on VLSI 2023
language:
Short-container-title:

Author:

Kochar Nakul¹^ORCID,Ekiert Lucas¹^ORCID,Najafi Deniz¹^ORCID,Fan Deliang²^ORCID,Angizi Shaahin¹^ORCID

Affiliation:

1. New Jersey Institute of Technology, Newark, NJ, USA

2. Arizona State University, Tempe, AZ, USA

Funder

National Science Foundation

Publisher

ACM

Link

https://dl.acm.org/doi/pdf/10.1145/3583781.3590213

Reference39 articles.

1. MR-PIPA: An Integrated Multilevel RRAM (HfO_x)-Based Processing-In-Pixel Accelerator

2. AppCiP: Energy-Efficient Approximate Convolution-in-Pixel Scheme for Neural Network Acceleration

3. S. Zhou , Y. Wu , Z. Ni , X. Zhou , H. Wen , and Y. Zou , ?Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients," arXiv preprint arXiv:1606.06160 , 2016 . S. Zhou, Y. Wu, Z. Ni, X. Zhou, H. Wen, and Y. Zou, ?Dorefa-net: Training low bitwidth convolutional neural networks with low bitwidth gradients," arXiv preprint arXiv:1606.06160, 2016.

4. C. Eckert , X. Wang , J. Wang , A. Subramaniyan , R. Iyer , D. Sylvester , D. Blaaauw , and R. Das , ?Neural cache: Bit-serial in-cache acceleration of deep neural networks," in 2018 ACM/IEEE 45Th annual international symposium on computer architecture (ISCA) . IEEE , 2018 , pp. 383 -- 396 . C. Eckert, X. Wang, J. Wang, A. Subramaniyan, R. Iyer, D. Sylvester, D. Blaaauw, and R. Das, ?Neural cache: Bit-serial in-cache acceleration of deep neural networks," in 2018 ACM/IEEE 45Th annual international symposium on computer architecture (ISCA). IEEE, 2018, pp. 383--396.

5. S. Angizi , Z. He , A. S. Rakin , and D. Fan , ?Cmp-pim: an energy-efficient comparator-based processing-in-memory neural network accelerator," in Proceedings of the 55th Annual Design Automation Conference , 2018 , pp. 1 -- 6 . S. Angizi, Z. He, A. S. Rakin, and D. Fan, ?Cmp-pim: an energy-efficient comparator-based processing-in-memory neural network accelerator," in Proceedings of the 55th Annual Design Automation Conference, 2018, pp. 1--6.