Author:
Venkataramani Swagath,Roy Kaushik,Raghunathan Anand
Publisher
IEEE Conference Publications
Cited by
40 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Improving Netlist Transformation-Based Approximate Logic Synthesis Through Resynthesis;IEEE Embedded Systems Letters;2024-09
2. Timing-Driven Technology Mapping Approximation Based on Reinforcement Learning;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2024-09
3. Extending Multilevel ALS to Design ATMRs;2024 IEEE 15th Latin America Symposium on Circuits and Systems (LASCAS);2024-02-27
4. HEDALS: Highly Efficient Delay-Driven Approximate Logic Synthesis;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2023-11
5. AccALS: Accelerating Approximate Logic Synthesis by Selection of Multiple Local Approximate Changes;2023 60th ACM/IEEE Design Automation Conference (DAC);2023-07-09