HEDALS: Highly Efficient Delay-Driven Approximate Logic Synthesis-Reference-Cited by-同舟云学术

HEDALS: Highly Efficient Delay-Driven Approximate Logic Synthesis

Published:2023-11 Issue:11 Volume:42 Page:3491-3504
ISSN:0278-0070
Container-title:IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
language:
Short-container-title:IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst.

Author:

Meng Chang¹^ORCID,Zhou Zhuangzhuang²,Yao Yue³,Huang Shuyang⁴,Chen Yuhang¹,Qian Weikang¹^ORCID

Affiliation:

1. University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China

2. Computer Systems Laboratory, Cornell University, Ithaca, NY, USA

3. School of Computer Science, Carnegie Mellon University, Pittsburgh, PA, USA

4. Identity-Account Management Department, Amazon Inc, Seattle, WA, USA

Funder

National Key Research and Development Program of China

State Key Laboratory of ASIC and System Open Research

Publisher

Institute of Electrical and Electronics Engineers (IEEE)

Subject

Electrical and Electronic Engineering,Computer Graphics and Computer-Aided Design,Software

Link

Reference28 articles.

Cited by 2 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. Timing-Driven Technology Mapping Approximation Based on Reinforcement Learning;IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems;2024-09

2. Extending Multilevel ALS to Design ATMRs;2024 IEEE 15th Latin America Symposium on Circuits and Systems (LASCAS);2024-02-27