Author:
Jiang Guiyuan,Wu Jigang,Sun Jizhou
Subject
Artificial Intelligence,Computer Graphics and Computer-Aided Design,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software
Reference37 articles.
1. J. Antusiak, A. Trouv, K. Murakami, A comparison of DAG and mesh topologies for coarse-grain reconfigurable array, in: Proceedings of 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & Ph.D Forum (IPDPSW 2012), Shanghai, China, May 2012, pp. 220–226.
2. M.B. Stensgaard, J. Spars, ReNoC: a network-on-chip architecture with reconfigurable topology, in: Proceedings of Second ACM/IEEE International Symposium on Networks-on-Chip (NoCS 2008), Newcastle upon Tyne, England, 2008, pp. 55–64.
3. Chip self-organization and fault tolerance in massively defective multicore arrays;Collet;IEEE Transactions on Dependable and Secure Computing,2011
4. J.H. Collet, M. Psarakis, P. Zajac, D. Gizopoulos, A. Napieralski, Comparison of fault-tolerance techniques for massively defective fine- and coarse-grained nanochips, in: Proceedings of 16th International Conference on Mixed Design of Integrated Circuits and Systems (MIXDES 2009), Lodz, Poland, June 2009, pp. 23–30.
5. L. Zhang, Y. Han, Q. Xu, X. Li, Defect tolerance in homogeneous manycore processors using core-level redundancy with unified topology, in: Proceedings of Design, Automation and Test in Europe (DATE’08), Munich, Germany, March 2008, pp. 891–896.
Cited by
17 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献