Author:
Chen Yong,Zhu Huaiyu,Jin Hui,Sun Xian-He
Subject
Artificial Intelligence,Computer Graphics and Computer-Aided Design,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software
Reference42 articles.
1. Space/time trade-offs in hash coding with allowable errors;Bloom;Communications of the ACM,1970
2. A. Bhattacharjee, M. Martonosi, Inter-core cooperative TLB for chip multiprocessors, in: ASPLOS, 2010, pp. 359–370.
3. D.C. Burger, T.M. Austin, S. Bennett, Evaluating Future Microprocessors: The SimpleScalar Tool Set, University of Wisconsin-Madison Computer Sciences Technical, Report 1308, 1996.
4. Taxonomy of data prefetching for multicore processors;Byna;Journal of Computer Science and Technology (JCST),2009
5. Effective hardware-based data prefetching for high performance processors;Chen;IEEE Transactions on Computers,1995
Cited by
5 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献
1. Advances in memristor based artificial neuron fabrication-materials, models, and applications;International Journal of Extreme Manufacturing;2023-10-09
2. ReSemble: Reinforced Ensemble Framework for Data Prefetching;SC22: International Conference for High Performance Computing, Networking, Storage and Analysis;2022-11
3. Dynamic Management of In-Memory Storage for Efficiently Integrating Compute-and Data-Intensive Computing on HPC Systems;2017 17th IEEE/ACM International Symposium on Cluster, Cloud and Grid Computing (CCGRID);2017-05
4. Thread-Aware Adaptive Prefetcher on Multicore Systems;ACM Transactions on Architecture and Code Optimization;2016-04-05
5. Prefetching Scheme for Massive Spatiotemporal Data in a Smart City;International Journal of Distributed Sensor Networks;2016-01-01