Funder
National Natural Science Foundation of China
National Basic Research Program of China
Subject
Artificial Intelligence,Computer Graphics and Computer-Aided Design,Computer Networks and Communications,Hardware and Architecture,Theoretical Computer Science,Software
Reference35 articles.
1. Fault Tolerance Through Reconfiguration in VLSI and WSI Arrays;Negrini,1989
2. Introduction to High Performance Scientific Computing;Eijkhout,2014
3. W. Jigang, G. Jiang, Y. Zhang, Y. Zhu, Algorithm for communication synchronization on reconfigurable processor arrays with faults, in: IEEE International Parallel and Distributed Processing Symposium Workshops PhD Forum, 2012, pp. 266–270.
4. M.B. Stensgaard, J. Spars, ReNoC: A network-on-chip architecture with reconfigurable topology, in: ACM/IEEE International Symposium on Networks-on-Chip, 2008, pp. 55–64.
5. A. Avakian, J. Nafziger, A. Panda, R. Vemuri, A reconfigurable architecture for multicore systems, in: IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum, 2010, pp. 1–8.
Cited by
1 articles.
订阅此论文施引文献
订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献