1. High-level algorithm and architecture transformations for DSP synthesis;Parhi;J. VLSI Signal Process.,1995
2. Synthesis of control circuits in folded pipelined DSP architectures;Parhi;IEEE J. Solid-State Circuits,1992
3. P. DeWilde, E. Deprettere and R. Nouta, Parallel and pipelined VLSI implementations of signal processing algorithms, in: S.Y. Kung, H.J. Whitehouse, T. Kailath (Eds.), VLSI and Modern Signal Processing, Prentice-Hall, Englewood Cliffs, NJ, 1985.
4. Cathedral II;De Man;IEEE Des. Test,1986
5. Sehwa;Park;IEEE Trans. Comput. Aided Des.,1988