1. Fermi-Level Pinning at the Polysilicon/Metal Oxide Interface—Part I
2. Tuning effective metal gate work function by a novel gate dielectric HfLaO for nMOSFETs
3. P. Sivasubramani, T.S. Boscke, J. Huang, C.D. Young, P.D. Kirsch, S.A. Krishnan, M.A. Quevedo-Lopez, S. Govindarajan, B.S. Ju, H.R. Harris, D.J. Lichtenwalner, J.S. Jur, A.I. Kingon, J. Kim, B.E. Gnade, R.M. Wallace, G. Bersuker, B.H. Lee, R. Jammy, Proc. VLSI Symp., 2007.
4. P.D. Kirsch, M.A. Quevedo-Lopez, S.A. Krishnan, C. Krug, H. AlShareef, C.S. Park, R. Harris, N. Moumen, A. Neugroschel, G. Bersuker, B.H. Lee, J.G. Wang, G. Pant, B.E. Gnade, M.J. Kim, R.M. Wallace, J.S. Jur, D.J. Lichtenwalner, A.I. Kingon, R. Jammy, Proc. IEDM, 2006.