1. E. Beyne, B. Swinnen, 3D system integration, in: IEEE, International Conference on IC Design and Technology, ICICDT, 2007.
2. S.Yo. Wook, D. Witarsa, S.Y.M. Lim, V. Ganesh, A.G.K. Viswanath, T.C. Chai, K.O. Navas, V. Kripesh, Reliability studies of a through via silicon stacked module for 3D microsystem packaging, in: Electronic Components and Technology Conference, 2006, pp. 1449–1453.
3. P.S. Andry, C. Tsang, E. Sprogie, C. Patel, S.L. Wright, B.C. Webb, L.P. Buchwalter, D. Manzer, R. Horton, R. Polastre, J. Knickerbocker, CMOS-compatible process for fabricating electrical through silicon vias, RC23867 (W0602-049) February 3rd, 2006, Electrical Engineering.
4. B. Shekhar, 3D Technology a System Perspective, Intel Corp. Nov. 18, 2008.