Using shape grammars and extremal optimization in 3D IC layout design-Reference-Cited by-同舟云学术

Using shape grammars and extremal optimization in 3D IC layout design

Published:2015-12 Issue: Volume:148 Page:80-84
ISSN:0167-9317
Container-title:Microelectronic Engineering
language:en
Short-container-title:Microelectronic Engineering

Author:

Grzesiak-Kopeć Katarzyna,Oramus Piotr,Ogorzałek Maciej

Funder

FNP

Publisher

Elsevier BV

Subject

Electrical and Electronic Engineering,Surfaces, Coatings and Films,Condensed Matter Physics,Atomic and Molecular Physics, and Optics,Electronic, Optical and Magnetic Materials

Reference26 articles.

1. Placement and routing in 3D integrated circuits;Ababei;Design & Test of Computers, IEEE,2005

2. Westmere-EX: Intel's Flagship Benchmarked;De Gelas,2011

3. Physical Design: From Graph Partitioning to Timing Closure;Kahng,2011

4. An efficient heuristic procedure for partitioning graphs;Kernighan;Bell Sys. Tech. J.,1970

5. A linear-time heuristic for improving network partitions;Fiduccia;DAC,1982

Cited by 5 articles. 订阅此论文施引文献订阅此论文施引文献，注册后可以免费订阅5篇论文的施引文献，订阅后可以查看论文全部施引文献

1. A Parallel and Distributed Topological Approach to 3D IC Optimal Layout Design;Artificial Intelligence and Soft Computing;2020

2. Layout Knowledge Multi Granularity Reconstruction Method for Complex Product;Advances in Mechanical Design;2017-11-15

3. Hypergraphs and extremal optimization in 3D integrated circuit design automation;Advanced Engineering Informatics;2017-08

4. Adaptive Iterative Improvement GP-based Methodology for HW/SW Co-synthesis of Embedded Systems;Proceedings of the 7th International Joint Conference on Pervasive and Embedded Computing and Communication Systems;2017

5. 3D Integrated Circuits Layout Optimization Game;Artificial Intelligence and Soft Computing;2017