1. T. Matsuda, M.J. Shapiro, S.V. Nguygen, Dual Frequency plasma CVD fluorsilicate glass deposition for 0.25 μm interlevel dielectric, in: Proceedings of First International Dielectrics for VLSI/ULSI Multilevel Interconnection Conference (DUMIC), 1995, p. 22–28
2. B.R. Harkness, G.B. Gardner, J.S. Alger, M.R. Cummings, J.L. Princing, Y. Lee, H.Meynen, M. Gonzalez, B. Vandevelde, C. Witters, E. Beyne, Photopatternable silicone compositions for electronics packaging applications, Proceedings of SPIE–The International Society for Optical Engineering (2004) 5376, (Pt. 1. Advances in Resist Technology and Processing XXI), p. 517–524
3. M. Gonzalez, B. Vandevelde, C. Winters, E. Beyne, Y.J. Lee, L. Larson, B.R. harkness, M. Mohamed, H. Meynen, E. Vanlathem, An analysis of the reliability of a wafer level package (WLP) using a silicone under the bump (SUB) configuration, in: Proceedings of the 53rd Electronic Components and Technology Conference, 2003, pp. 857–863
4. H. Hedler,T. Meyer, W. Leiberg, R. Irsigler, Elastic bump wafer level packaging platform (not only) for memory products, IMAPS 2003
5. G.B. Gardner, B.R. Harkness, E. Ohare, H. Meynen, M. Vanden Bulcke, M. Gonzalez, E. Beyne, Integration of a low stress patternable silicone into a wafer level package, in: Proceedings of the 54th Electronic Components and Technology Conference, 2004, to be published