1. Y. Lamy, S. Joblot, C. Ferrandon, J.F. Carpentier, G. Simon, in: IMAPS International Symposium on Microelectronics, 2012, pp. 233–238.
2. J. Cain, in: 17th Capacitor and Resistor Technology Symposium, 1997, pp. 24–27.
3. L. Wan, P.M. Raj, D. Balaraman, P. Muthana, S.K. Bhattacharya, M.Varadarajan, I.R. Abothu, M. Swaminathan, R. Tummala, in: IEEE Electronics Components and Technology Conference, 2005, pp. 1617-1622.
4. P. Muthana, M. Swaminathan, E. Engin, P. M. Raj, R. Tummala, in: IEEE Electrical Performance of lectronic Packaging, 2005, pp. 271-274.
5. High-Density 3-D Capacitors for Power Systems On-Chip: Evaluation of a Technology Based on Silicon Submicrometer Pore Arrays Formed by Electrochemical Etching